

Research Statement

I am a final year PhD student studying computer science. My research is in the domain of high performance computing (HPC) and compilers. Currently, I'm optimizing sparse tensor contractions on the GPU. Prior to this, I developed compiler methods to optimise chains of sparse tensor contractions, and have worked on scaling up sparse tensor decomposition algorithms. Some of my previous research at IBM has been on accelerating training and inference of deep neural networks - specifically in NLP and graph-based learning. Other than hand-tuning kernels, I have also worked on domain specific languages (DSL) to generate fast code for CPUs and GPUs.

Education

University of Utah

PHD IN COMPUTER SCIENCE AND ENGINEERING

Advised by Prof. Saday Sadayappan

Salt Lake City, USA

Aug. 2021 - Present

Birla Institute of Technology and Science, Pilani

BACHELOR OF ENGINEERING

Major: Computer Science

Pilani, India

Aug. 2015 - Dec. 2018

Work Experience

Apple

PHD INTERN

BNNSGRAPH COMPILER

- Improved the BNNSGraph compiler that supports AI inference on CPUs.
- Added several IR transformations to fuse kernels and reduce copies
- This made some text classification models more than twice as fast.
- Lead to significant improvements on the GeekbenchAI benchmark for iPhones.

Cupertino, California

May 2025 - August 2025

Apple

PHD INTERN

BNNSGRAPH COMPILER

- Wrote a fused attention kernel for Apple CPUs.
- Added pattern based transformations to the BNNSGraph Compiler to use the kernel.
- This effectively reduces data movement and makes self attention significantly faster with no code change.
- This is currently used for on device inference for several language models running on Apple devices.

Cupertino, California

May 2024 - August 2024

University of Utah

DOCTORAL RESEARCHER

ACCELERATING SPARSE LINEAR ALGEBRA

- Currently working on new representations for sparse tensors with domain specific patterns.
- In collaboration with Pacific Northwest National labs, this research aims to accelerate quantum chemistry simulations.
- Co-developed a novel implementation for sparse-tensor decomposition (**SpTL**).
- **SpTL** reduces data movement and load imbalance to beat the state-of-the-art run-time.
- Co-developed a system to train convolutional neural networks (CNN)s on large images (20,000 x 20,000).
- This effectively tiles the dataflow through CNNs to enable processing of massive images on a single GPU system.

Salt Lake City, Utah

August 2019 - Present

IBM Research

RESEARCH ENGINEER

ACCELERATING AI

- Worked with the model compression team to make AI faster.
- Designed *PowerBERT*, a new model that is up to **4.5x faster** than **BERT** for inference.
- This work was published in **ICML'20**, and was integrated into IBM OneNLP product stack.
- Implemented a new method to train massive Graph Neural Networks faster using supercomputers (published at **SC'21**)
- Implemented novel representations for sparse tensors. This was used to accelerate the tucker decomposition algorithm.
- Co-invented **4 patents** on model compression techniques and multiobjective optimisation.

Delhi, India


August 2019 - August 2021

- Accelerated the training of Deep Neural Networks using the **DACE** language developed in-house.
- DACE is a domain specific language for HPC workloads that uses a novel Stateful Dataflow Graph (SDFG) based Intermediate Representation.
- Wrote a Tensorflow frontend for DACE that parses a TF computation graph to build a DACE SDFG.
- Added a pattern based compiler transformation on the IR to reduce GPU kernel calls and repetitive memory access.
- Achieved at-par performance for ResNet-50 in comparison to Tensorflow and CuDNN.

INRIA

Grenoble, France

- Developed **Kvik**: a task based middleware in the **Rust** language.
- **Kvik** makes sequential code run in parallel without significant changes, by creating independent tasks.
- In particular, it provides tunable task splitting strategies that can be composed with each other.
- Wrote the fastest parallel merge sort using **Kvik** (2.5x faster than Intel TBB for 50 threads).

Selected PublicationsFull list here 

- [1] **Raje, Saurabh**, H. McCoy, A. Rountev, P. Pandey, and P. Sadayappan. Fastcc: Fast sparse tensor contractions on cpus. In *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis*, To Appear **SC '25**, New York, NY, USA, 2025. Association for Computing Machinery.
- [2] **Raje, Saurabh**, Y. Xu, A. Rountev, E. F. Valeev, and P. Sadayappan. Const: Code generator for sparse tensor networks. *ACM Trans. Archit. Code Optim.*, 21(4), Nov. 2024.
- [3] S. Goyal, A. R. Choudhury, **Raje, Saurabh**, V. Chakaravarthy, Y. Sabharwal, and A. Verma. PoWER-BERT: Accelerating BERT inference via progressive word-vector elimination. In H. D. III and A. Singh, editors, *Proceedings of the 37th International Conference on Machine Learning (ICML)*, volume 119 of *Proceedings of Machine Learning Research*, pages 3690–3699, Virtual, 13–18 Jul 2020. PMLR.
- [4] **Raje, Saurabh Manish**, S. Goyal, A. R. Choudhury, Y. Sabharwal, and A. Verma. Accelerating inference of neural network models via dynamic early exits, Nov. 10 2022. *US Patent App.* 17/307,501.
- [5] V. T. Chakaravarthy, S. S. Pandian, **Raje, Saurabh**, Y. Sabharwal, T. Suzumura, and S. Ubaru. Efficient scaling of dynamic graph neural networks. In *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis*, **SC '21**, New York, NY, USA, 2021. Association for Computing Machinery.
- [6] S. E. Kurt, **Raje, Saurabh**, A. Sukumaran-Rajam, and P. Sadayappan. Sparsity-aware tensor decomposition. In *2022 IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, pages 952–962, 2022.
- [7] V. T. Chakaravarthy, S. S. Pandian, **Raje, Saurabh**, and Y. Sabharwal. On optimizing distributed non-negative tucker decomposition. In *Proceedings of the ACM International Conference on Supercomputing (ICS)*, pages 238–249, 2019.
- [8] Y. Xu, **Raje, Saurabh**, A. Rountev, G. Sabin, A. Sukumaran-Rajam, and P. Sadayappan. Training of deep learning pipelines on memory-constrained gpus via segmented fused-tiled execution. In *Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction*, **CC 2022**, page 104–116, New York, NY, USA, 2022. Association for Computing Machinery.